	Application No.	Applicant(s)
Notice of Allowability	10/824,260 Examiner	IWATA, KATSUMI Art Unit
•		
	Eric Coleman	2183
The MAILING DATE of this communication appe All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in the or other appropriate communing GHTS. This application is subsequently to the community of the comm	nis application. If not included cation will be mailed in due course. THIS
1. \boxtimes This communication is responsive to <u>amendment filed 2/6/4</u>	<u>06</u> .	
2. 🔀 The allowed claim(s) is/are <u>6-9</u> .		
3.	been received. been received in Application cuments have been received in the cuments have been received in	No In this national stage application from the reply complying with the requirements INER'S AMENDMENT or NOTICE OF eclaration is deficient. PTO-948) attached In the Office action of drawings in the front (not the back) of 1.121(d). RIAL must be submitted. Note the
Attachment(s) 1. ☑ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☐ Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date 4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material	6. ☐ Interview Sum Paper No./Ma 8), 7. ☐ Examiner's Ar	rmal Patent Application (PTO-152) Imary (PTO-413), ail Date Imendment/Comment atement of Reasons for Allowance Eric Coleman Primary Examiner

Application/Control Number: 10/824,260

Art Unit: 2183

REASONS FOR ALLOWANCE

The following is an examiner's statement of reasons for allowance: The combination of features in the independent claims 6 and 7 were not found in the prior art. Claims 6 and 7 both are to a system that is formed on a semiconductor substrate that comprises an electrically erasable non volatile program memory, central processing unit and control circuit. The processor operates in boot mode. The control circuits in claim 6 terminates erasing or programming of the data in the program memory in response to an interrupt request or an exception processing request during programming or erasing of the data in the program memory in boot mode while claim 7 the control circuit excludes an interrupt request or an exception processing request to the central processing unit during erasing or programming of data in the non-volatile program memory in accordance with a request for erasing or programming the data in the non-volatile program memory in boot mode. Claim 6 and 7 comprise wherein in the boot mode the data processor operates in part to input data from outside the semiconductor substrate for programming in the program memory. The prior art comprised programming of a electrically erasable or programmable program memory and either excluding an interrupt or terminating a process for erasing of programming of data in the program memory in response to an interrupt request or exception processing request. However this prior art operation was taught in a command or user program mode and not in a boot mode where the data processor was formed on a semiconductor substrate, operates in boot mode, wherein in the boot mode the data processor operates in part to input data from outside the semiconductor substrate for

Application/Control Number: 10/824,260

Art Unit: 2183

programming in the program memory, and the data processor comprising a electrically erasable or programmable program memory, central processing unit and control circuit as claimed. Any comments considered necessary by applicant must be submitted no

Page 3

later than the payment of the issue fee and, to avoid processing delays, should

preferably accompany the issue fee. Such submissions should be clearly labeled

"Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Coleman whose telephone number is (571) 272-4163. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EC

PRIMARY EXAMINER